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An improved method of constructing a metal oxide 
semiconductor (MOS) device having multiple layers of 
metal deposited by B.C. magnetron sputtering at low 
D.C. voltages and low substrate temperatures provides 
multilevel interconnections and cross over between 
individual circuit elements in integrated circuits with- 
out significantly reducing the reliability or seriously 
affecting the yield. 
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MULTILEVEL METALLIZATION METNOD FOR 
FABRHCATING A METAL OXIDE 
SEMICONDU~OR DEVICE 
ORIGIN OF THE INVENTION 
The invention described herein was made by employ- 
ees of the U.S. Governent and may be manufactured 
and used by or for the Government for governmental 
purposes without the payment of any royalties thereon 
or therefor. 
BACKGROUND OF THE INVENTION. 
The increasing demand for complex LSI circuits of 
both the bipolar and metal oxide semiconductors 
(MOS) devices have made imperative the development 
of practical methods for reliable metallization of these 
devices. Bipolar integrated circuits have been and are 
now being produced with multiple levels of metal with 
good results. Many different approaches have been 
employed to fabricate multilevel metal devices for bipo- 
lar LSI and vary from being quite simple to rather com- 
plex. Some of these approaches are discussed in an arti- 
cle entitled “Multilayer Metallization for LSI,” by C. J. 
Santoro and D. L. Oliver, Proceedings Of The IEEE, 
volume 59, No. 10, October, 1971, page 1403. At the 
present time, most bipolar LSI multilevel devices use 
aluminum or an aluminum based alloy deposited by 
electron-beam evaporation, and the insulator is usually 
silicon dioxide deposited by chemical vapor deposition. 
However, there has been very little, if any, fabrica- 
tion of metal oxide semiconductor (MOS) devices by 
utilizing multiple layers of metal. This has been primar- 
ily due to concern by MOS manufacturers of yield loss 
and reliability problems in using multilevels of metal on 
MOS devices. The MOS transistor, a surface effect 
device, utilizes a thin gate dielectric (silicon dioxide) 
that is very sensitive to the ionic bombardment pro- 
duced by conventional deposition techniques. Unlike 
the bipolar transistor, a bulk effect device, the MOS 
device cannot tolerate the levels of ion-bombardment 
produced by conventional RF sputtering, and must be 
specially treated to anneal out the charges induced in 
the thin gate dielectric by electron-beam evaporation. 
Although in the case of electron-beam evaporation 
much of the induced change can be annealed out 
thereby limiting the adverse affect on the electrical 
parameters, the heating cycle (annealing) needed for 
this step in the process increases hillock growth in the 
metal layers and this is a major cause of intermetal 
shorts. Hillock growth can be reduced considerably, 
and in some cases almost eliminated, by using aluminum 
alloys. Electron-beam evaporation of aluminum alloys, 
however, poses numerous problems such as (1) diffi- 
culty in obtaining reproducibility, (2) frequent recharg- 
ing of sources, (3) consistency of deposition, (4) essen- 
tially limited to a two material alloy, and (5) roughness 
on the surface adversely affects the photo masking op- 
eration. 
At the present time, two methods are generally used 
to provide multiple levels of interconnect for various 
elements of an MOS circuit. The first method consists 
of a diffused conductor, an insulator, and one metal 
layer. The conductor is diffused at the same time as the 
source and drain of the MOS device. In this method, 
with a single layer of metallization, crossovers can only 
be achieved by a metal conductor crossing over the top 
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of a diffused conductor with the oxide layer acting as an 
insulator. 
Another method used to provide multilevel metalli- 
zation of an MQS device is polycrystaline silicon, an 
insulator, and a metal. Polycrystaline silicon may be 
vapor deposited onto a silicon substrate having a ther- 
mally grown silicon dioxide layer with an insulating 
layer deposited over the polycrystaline silicon. A metal, 
usually aluminum or an aluminum alloy, is then depos- 
ited to provide the second level of interconnects. 
The disadvantage of the first method is that the resis- 
tance of the diffused conductor is much higher than that 
of the metal. This relatively high resistance coupled 
with the capacitance of the insulating oxide layer re- 
duces the response time of the line to electrical signals. 
The polysilicon used in the second method, while hav- 
ing manufacturing advantages over the diffused con- 
ductor, also places a constraint on the circuit speed due 
to the relative high sheet resistivity thereof. 
SUMMARY OF THE IWENTIQN 
The invention relates to a metal oxide semiconductor 
device having a plurality of metal layers and method of 
fabricating the same comprising the steps of forming a 
thermal layer of silicon dioxide on a substrate body and 
depositing by D.C. magnetron sputtering a first layer of 
metal on the silicon dioxide layer. An insulation layer of 
silicon dioxide is deposited over the first layer and a 
mask is formed on the upper surface of the silicon diox- 
ide layer which is then chemically etched to form a 
“via” (hole) for providing an interconnection to the first 
metal layer. A second layer of metal is deposited on the 
silicon dioxide layer by D.C. magnetron sputtering 
interconnecting with the first metal layer. Finally a 
layer of insulating oxide is formed over the second 
metal layer. 
Accordingly, an important object of the present in- 
vention is to provide a metal oxide semiconductor de- 
vice having multiple layers of metal used to provide 
different patterns of interconnects and crossovers be- 
tween MOS circuit elements. 
Still another important object of the present inven- 
tion is an improved method for fabricating multilevel 
metallization on metal oxide semiconductors providing 
interconnection of individual circuit elements without 
reducing the reliability or affecting the yield of a large- 
scale integration. 
Another important object of the present invention is 
an improved method of fabricating a metal oxide semi- 
conductor device wherein multiple layers of metal are 
deposited by D.C. magnetron sputtering at low power 
and substrate temperatures reducing the growth of hill- 
ocks on the layers and minimizing the problem of inter- 
layer shorts. 
Yet another object of the present invention is the 
conservation of wafer space in large scale integrated 
circuits by forming multiple layers of metallization on 
MOS devices in a reliable and improved manner. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The construction designed to carry out the invention 
will be hereinafter described, together with other fea- 
tures thereof. 
The invention will be more readily understood from 
a reading of the following specification and by refer- 
ence to the accompanying drawing forming a part 
thereof, wherein an example of the invention is shown 
and wherein: 
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FIG. 1 is a schematic cross-section Uustration show- period of about IO minutes to remove metallic ion con- 
ing the surface layem prior to metallization and follow- tamination. 
ing formation of a thermal silicon dioxide layer on the FIG. 2 illustrates a fmt metal layer 14 which is pref- 
substrate body, erably pure aluminum or an aluminum alloy. The alumi- 
FIG. 2 is a schematic cross-section illustration of the 5 num is deposited by a sputtering technique generally 
layers after the first metallization layer is deposited by a referred to as D.C. magnetron sputtering. The general 
process in accordance with the present invention, characteristics of magnetron sputtering apparatus and 
FIG. 3 is a cross-sectional illustration of the metal techniques are known such as in U.S. Pat. No. 3,956,093 
layer after the layer has been patterned, which discloses a planar magnetron sputtering appara- 
FIG. 4 is a similar illustration of the layers showing a 10 tus. In the present invention, a cylindrical magnetron 
layer of silicon dioxide deposited over the metal layer, sputtering appauatus was utilized. One suitable appara- 
FIG. 5 is a cross-sectional illustration of the layers of tus is manufactured by Sloan Technology, Inc., as 
the present invention showing m h g  and etching of Model No. S300. 
the silicon dioxide layer to provide a via (hole) for The invention contemplates a metal deposition sys- 
interconnecting the first metal layer, 15 tern arranged with the sputtering target positioned ap- 
FIG. 6 is a similar illustration showing the lavers of Droximately 50 m from an electricallv unbiased wafer 
the present invention after deposition of the second 
layer of metallization which interconnects with the first 
metall layer, 
FIG. 7 is a similar illustration of the layers of the 
present invention after depositing the final layer of di- 
electric material over the second metal layer covering 
the entire semiconductor device, 
FIG. 8 illustrates the layers of a device fabricated in 
accordance with the present invention wherein the 
second metal layer crosses over but does not intercon- 
nect with the fust metal layer, and 
FIG. 9 is a schematic cross-section illustration of an 
active device over which a second metal layer crosses 
to route a signal thereover. 
DESCRIPTION OF A PRElFERRED 
EMBODIMENT 
The drawings illustrate a metal oxide semicamductor 
device (MOS) having a plurality of metal layers to pro- 
vide various interconnect and crossover patterns in a 
large scale integrated circuit. Due to the increases in the 
number of individual devices placed on a single wafer, 
it has become an expedient to place multiple layers of 
conductors above each other in order to save space on 
the wafer. It has been estimated that 40 percent of the 
wafer area is wasted when interconnecting single layer 
devices due to the necessity of going around rather than 
over the device. However, the problems encountered in 
fabricating a multi-layered device are more acute than 
in fabricating a single layer device due, primarily, to the 
problems of interlayer shorts and good ohmic contact 
between the layers. The present invention discloses a 
high advantageous method for fabricating an MOS 
device having a plurality of metal layers by utilizing 
D.C. magnetron sputtering techniques. 
FIGS. 1 through 7 of the drawings illustrate the lay- 
ers of a passive MOS device constructed in aocordrunce 
with the present invention at intermediate steps in the 
fabrication process. Referring to FIG. 1, a silicon sub- 
strate 10 is illustrated on which a thermal silicon dioxide 
layer 12 is formed in any conventional manner. Prefera- 
bly, the silicon dioxide layer is formed by t h e d y  
oxidizing the silicon substrate by heating the substrate at 
a temberature of 1.200" C. in a steam atmosphere for 
holder. A j inch magnetron sputtering gun is utilized 
with the wafers rotated thereabout during sputtering. 
The sputtering chamber is evacuated and then back- 
20 filed with argon gas to attain a sputtering pressure of 
approximately 5 to 6 microns of mercury. The appara- 
tus is operated in the DC mode at a voltage of from 350 
to 450 volts with 400 volts being preferred. The current 
is delivered at a level of approximately 2 to 3.5 amperes 
25 supplying power to the target in the range of 0.7 to 1.5 
kilowatts with approximately 1.3 kilowatts of power 
being preferred. 
Sputtering at low power conditions in accordance 
with the present invention results in very low substrate 
30 temperatures wherein deposition takes place at ambient 
temperatures below 70" C. This has the advantage of 
reducing hillock growth in the metal layers. TMs reduc- 
tion in hillock growth is an expedient and essential to 
fabricating semiconductor devices having multiple 
35 metal layers since hillock growth can penetrate the 
insulation layer and increases the chances of shorting 
between adjacent layers of metal. Thus, the likelihood 
of interlayer shorts is substantially reduced when form- 
ing multilayer metallization MOS devices in accor- 
In utilizing D.C. magnetron sputtering a plasma is 
generated in which the argon atoms which are bom- 
barded with electrons in the area of the cathode which 
is also the target. Once the argon atoms are bombarded 
45 with electrons, a positive argon ion is formed which is 
attracted to the cathode since it is negatively biased. 
The positive argon ion hits the cathode at very high 
velocity, dislodging electrically neutral target atoms in 
all directions, some of which deposit onto the substrates 
The secondary electrons that are generated in the 
process are trapped by the passive anode which is at a 
positive potential with respect to the cathode and are 
held in the circular magnetic field so that they cannot 
55 escape. The secondary electrons are eventually pulled 
to the anode or recombine with the previously ionized 
argon atoms. Thus, the secondary electrons do not 
stpike the substrate, reducing to a manageable level the 
ionic charge introduced into the thin gate dielectric 
60 which has been a problem heretofore in fabricating 
40 dance with the present invention. 
50 thereabout. 
a p p r ~ ~ t e l y  1 hour to form a silicon dioxidk layer of multilayered me&tion MOS devices by conve; 
approximately 0.5 to 0.6 micrometers. Prior to forming tional RF sputterhg. 
the oxide layer, the silicon may be cleaned by any stan- The layers of a multilayer metallization MOS device 
dard method such as placing the sillicon in an alkaline illustrated in the drawings, were deposited on a 38 nun 
solution to remove any organics, oils, or greases. In one 65 diameter water. The metal layers were, in one example, 
cleaning process, the silicon was placed in a solution of deposited at the deposition rate of approximately 1 
hydrogen peroxide, hydrocloric acid, and water and nanometer per second. At this rate the atoms of alumi- 
heated to a temperature of approximately 70" C. for a num which come off of the cylindrical cathode are 
5 
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sputtered in a multiangle manner that will coat evenly nects or crossovers without the need for additional 
the surface as well as the edges and sides of the vias lateral space on the water. 
(holes) and crossovers inherent in the pattern. This is an FIG. 8 illustrates a second level metal interconnect 30 
expedient particularly in forming multilayered metal which crosses over a first level metal interconnect 32 
devices wherein interconnection between the layers is 5 but which does not contact nor interconnect therewith. 
desired. In the illustrated example, a metal layer thick- The metal layer 32 is perpendicular to the layer 30 and 
ness of approximately 1 micrometer was deposited for separated therefrom by an insulator of deposited silicon 
each of the metal layers. However, metal thickness up dioxide 22. The metal conductors 32 and 30 are perpen- 
to 2 microns is also contemplated. Pure aluminum was dicular to each other with conductor 32 going into the 
found to be a good metal for sputtering in such a man- 10 paper and conductor 30 oriented horizontally across the 
ner while aluminum alloys such as aluminum 2014 have drawing- 
exhibited even better coating characteristics, primarily The previous examples and discussion have been 
due to the suppression of hillock growth, when sput- related to utilizing the multilevel metallization process 
tered in accordance with the present invention. Other for forming passive devices to provide for signal inter- 
alloys by the invention would be alud-  15 connects and crossovers in an integrated circuit. FIG. 9 
num and silicon ( ~ 9 8 % ,  si 2%) and aluminum, silicon, illustrates a complete active device with source and 
and copper (A1 94%, Si. 2%, Cu 4%). drain difusions labeled 34 and 36, respectively, in the 
Following the depositing of a metal layer by D.C. form of an MOS field effect transistor with a second 
magnetron sputtering, the first level of aluminum level crossover. A first level of metal is patterned hav- 
(FIG. 2) is masked and etched according to a 20 ing conductors 38 and 40 contacting the source and 
photolithographic process so that the aluminum may be drain diffusions, respectively. A metal conductor 42 is also patterned from the first level of metallization to 
patterned into the first level of interconnects. Referring form a gate. A second layer of metal 43 is routed over 
more particularly to FIG. 3, it can be seen that the the layers constituting the active device. The remaining 
aluminum has been patterned such that a section 25 layers of silicon dioxide 22 and the outer layer of insula- 
tion or passivation oxide 28 are formed in the manner of the aluminum is removed, leaving a pair of aluminum conductors 16 and 20. The excess aluminum is prefera- heretofore described. 
acetic, and nitric acids (25:5:1) at 50"-80" c. The re- sputtering techniques in accordance with the present 
formed having a reduced number and size of hillocks chemical procedures. 
Next* an hulation layer Of silicon dioxide Or Other which reduces the problem of interlayer shorts between 
suitable dielectric material is deposited over the alumi- adjacent layers of metal therein. The damage to the thin 
num by any standard chemical vapor deposition tech- gate dielectric which is normally encountered in pro- 
niqUe. In the illustrated embodiment, a layer of 0.6 mi- 35 ducing repeated layers of metal in MQS devices by the 
crometers was deposited by a skmdard chemica1 prior methods is avoided to a large extent by the present 
deposition technique at a temperature o f w  c. A layer process increasing circuit reliability and yield. Purther- 
thickness of 0.6 to 0.8 micrometers is necessary to Pre- more D.C. magnetron sputtering provides an excellent 
vent shorting between the adjacent metal layers and to technique for directly depositing metal alloys, which 
insure that any imperfections in the insulation layer do 40 also substantially reduced hillock growth, whereas in 
not extend through the entire layer thickness. Follow- conventional evaporation methods the alloys are not 
ing deposition of the dielectric material, the insulating easily deposited because of the fact they go through a 
silicon dioxide layer 22 (FIG. 5) is patterned and etched fractional distillation process and would separate under 
to provide a via 24 to d O W  a second level Of metdiza- standard evaporation conditions. One particular alloy 
tion to contact the first level of metallization where 45 of aluminum, generally referred to as aluminum 2014, 
desired. According to the multilevel metalkation pro- has been found to be particularly suitable for D.C. mag- 
cess of the present invention, various Patterns of inter- netron sputtering. The aluminum coats very evenly not 
connect and crossovers may be had. only over the surface of the adjacent layer but also over 
After the layer of silicon dioxide has been Patterned the edges or the angles of the steps on the vias (holes) 
to provide the desired via a second layer of aluminum 50 and crossovers that are being patterned. This even coat- 
26 (FIG. 6) is deposited by D.C. magnetron sputtering ing enhances the circuit continuity and reduces open 
in the same manner as the metal layer 14 previously. circuits. This is of particular importance when fabricat- 
The second level of aluminum 26 will be completely ing multiple layers of metal requiring interconnections 
insulated from interconnection with the aluminum con- through vias where open circuiting can easily be a prob- 
ductor 16 except where it will go down into the via 24 55 lem. 
and contact conductor 20 SO that an interconnect is While a preferred embodiment of the invention has 
provided between the first layer at conductor 20 and the been described using specific terms, such description is 
second layer 26. If layer 26 of aluminum is the last metal for illustrative purposes only, and it is to be understood 
layer to be deposited, a final insulation layer of PaSSiV- that changes and variations may be made without de- 
ation oxide 28 (FIG. 7) is deposited over the aluminum 60 parting from the spirit or scope of the following claims. 
layer 16 to completely cover the device and protect the What is claimed is: 
device from mechanical and atmospheric contamination 1. A method of fabricating a metal oxide semiconduc- 
and damage. For this purpose, the insulation layer 28 is tor device having a plurality of metal layers comprising 
deposited in the same manner as the silicon dioxide the steps of: 
layer 22 but is approximately 0.8 to 1.0 micrometer in 65 (a) providing a silicon substrate body and forming a 
thickness. Any suitable insulation material such as sili- thermal layer of silicon dioxide on said substrate; 
con dioxide may be used. Of course other metallization (b) depositing a conductive layer of metal on the said 
layers may be formed to provide additional intercon- thermal silicon dioxide layer by D.C. magnetron 
blY chemically removed by a 
maining photoresist is then removed using 
Of phosphoric~ It has been found that by utilizing D.C. magnetron 
30 invention multilevel metallization M[OS devices may be 
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sputtering at a low power setting of less than 1.5 
kilowatts to produce a substrate temperature of 
below 70" C. during deposition; 
(C) dewsiting an insulation layer of dielectric mate- 
rial over said metal layer; 5 ness. 
(d) depositing a layer of metal on said layer of dielec- 
tric material by repeating step 0; 
(e) repeating steps (C) and (d) until a desked number 
of metal layers is formed; and 
said metal layers. 
2' The method Of 
temperatures reducing hillock growth on the metal 
layers. 
6. The method of claim 1 wherein said metal layers 
are sputtered to approximately 1.0 micrometer h thick- 
7. The method of claim 1 wherein said metal layers 
are sputtered at a rate of 1 nanometer per second. 
8. The method of d a h  1 wherein each said layer of 
dielectric material is 0.6 to 0.8 micrometer in thickness. 
tor device of the type having a plurality of metal layers 
wherein a the& layer of silicon dioxide is formed on 
15 of alternate layers of conductive metal and dielectric 
3. me ofcl- thermal material until a desired number of metal layers are 
depositing said metal layers by D.C. mametron sput- 
tering at a rate of approximately 1 nanometer per 
second; 
sputtering said metal at a power setting of 0.7 to 1.3 
kilowatts, and 
maintaining the temperature of said substrate at an 
ambient temperature of below 70" C. 
0 forming a layer of insdating oxide over the 1mt of 10 9. A method of fabricatkg a metal oxide semiconduc- 
comprising the step Of 
step (c) above to form a via providing an interconnec- 
tion between the first and second of said metal 
dioxide layer is approximately 0.6 micrometer bl thick- 
ness. 
4. The method of claim 1 wherein said metal layers 
are deposited by magnetron sputtering at a voltage of 20 
350 to 450 volts and at a current level of 2 to 3.5 am- 
peres. 
5. The method of claim 1 wherein said metal layers 
are deposited by D.C. magnetron sputtering at approxi- 
mately 1 kilowatt of power producing low substrate 25 
making and etching said layer Of Of a body follow& by the decomposition 
comprising the steps Of: 
* * * * *  
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